Introduction
Power consumption during testing of scan circuit is an important issue to address for today's very complex sequential circuits. It becomes especially important when chips are designed with small feature size and higher frequency; hence, at-speed test becomes necessary. Excessive average power results into burn out of chip whereas excessive peak power results into power droop problem which can falsely classify a good chip as a faulty chip. Average power can be reduced by reducing clock frequency. Reduction of peak power during test becomes very important for two reasons: 1. Higher peak power causes yield loss due to power droop and cross talk, 2. If the scan circuit is a module in an SoC then multiple module can be scheduled together to minimize test time. Our methodology shows that the test vector order under minimum achievable peak power, determined by our approach, would also smooth out the power profile. The smooth power profile can facilitate us to use box model [11] for test scheduling in an SoC. Otherwise, a more complex cycle accurate model [12] , [13] must be used for SoC test scheduling [14] .
The problem of test power reduction is an active area of research for quite sometime. Most of the solutions [3] , [8] , [11] are aimed at average power reduction. However, they have also achieved small reduction in peak power as a byproduct. Test vector reordering [8] is used to achieve average power reduction. Bonhomme et al. [10] used scan chain reordering technique to minimize the total number of transitions to reduce average power. The scan chain reordering leads to extra interconnect area and power dissipation. In [4] and [9] , logic is added to hold the output of the scan cells at a constant value during scan shifting thereby reducing power dissipation. This approach greatly reduces average power, and will avoid peak power problems during scan shifting but these approaches lead to area overhead. Moreover, this approach degrades circuit performance because it adds extra logic in the functional paths. Another set of solutions which have been proposed in the literature are the low activity pattern generation using ATPG. Corno et al. [5] proposed a test pattern generation technique which modifies test sequence for sequential non-scan testing for reducing peak power. The approaches proposed by Shankarlingam and Touba [6] and Wen et al. [7] assign don't care bits of the deterministic test cubes used during test in such a way that it can reduce the peak power. Badereddine et al. [2] proposed a solution based on a power-aware assignment of don't care bits in deterministic test patterns. This solution proposes that X values of generated pattern is filled before doing the test pattern minimization, thereby the algorithm may put limits on the test pattern compaction and it may increase test time. This paper proposes methodology to minimize peak power by test vector ordering. We also provide the bound on the achievable minimum peak power for a given test set.
The rest of the paper is organized as follows. Section 2 presents the problem formulation where we formulated three problems and also describe the lower bound on peak power. Section 3 describes algorithms for all three problems. Section 4 presents the experimental results. The paper concludes Section 5. 
Problem Formulation
Problem Statement: Determination of the minimum achievable peak power during test for a given test set and find out a test vector sequence which can support the minimum achievable peak power.
The proposed work formulates a graph theoretic problem by mapping test vector sequence to a complete weighted directed graph. The complete weighted directed graph D c can be constructed in the following way: Each test pattern T i corresponds to the node N i of the digraph. There would be a directed edge, E ij , from node N i to node N j if pattern T i and T j can be applied consecutively. The weight of the edge E ij , EW ij , is the maximum of number of transitions occurs in scan chain per clock cycle for complete scan operation including load/unload, and launch and capture cycles while applying test pattern T i followed by T j . Since any pattern can follow any other pattern, the constructed graph would be a complete graph. Example 1 helps understanding the graph construction. We use Example 1 as a running example in this paper. Figure 1 shows the weighted diagraph for this test set. We introduce a dummy node M i to scan in the first vector assuming scan chain is initially in reset state and M o to scan out the last response.
We have formulated three problems to obtain the minimum peak power for a given test vector set and the order of test vectors. The first problem gives test vector sequence without time penalty and the other two problems give the test vector sequences with marginal increase in time. At the end we'll define the lower bound on the minimum achievable peak power.
Formulation of Problem-1 Definition 1. path-weight is defined as the maximum of weight of each edge in the path in a digraph.
Problem Statement: Given a complete weighted directed graph D c , find out a Hamiltonian path which has minimum path-weight.
Consider three different Hamiltonian paths, Path1, Path2 and Path3 for the digraph shown in Figure 1 :
Let P W 1 , P W 2 and P W 3 be the corresponding path-weights. Then, we have
To obtain a solution, we have transformed the problem to an unweighted directed graph problem. The transformation of a weighted digraph for a given threshold peak power value, P th to an unweighted digraph is as follows:
• Every node in weighted graph has a corresponding node in unweighted graph.
• Remove all the edges whose weight is greater than P th .
• Replace all other edges EW ij ≤ P th , with unweighted edges. The problem can be restated as: For a given complete weighted directed graph D c , find out the minimum peak power P 1 th , such that its corresponding unweighted graph, D u has at least one Hamiltonian path.
The above problem formulation obtains minimum possible peak power P 1 th . There may be more than one possible Hamiltonian paths in the unweighted graph. Although minimization of peak power minimizes average power, we can further optimize for given peak power P 1 th by choosing a path that gives minimum average power. Note that we will visit every node only once and will not increase the test time.
Formulation of Problem-2
A directed graph, D, which does not contain any Hamiltonian path may have a possible walk [1] that visits each and every node at least once. This is illustrated by the following scenario shown in Figure 2 .
It can be observed from Figure 2 that Hamiltonian path does not exist in the graph but there is a walk from node a to node g which revisit node e, b, c and d and visit each node at least once.
Definition 2. We define walk-weight as the maximum edgeweight in the walk in a digraph.
Problem Statement: For a given complete weighted digraph D c , find a walk which visits each and every nodes at least once with minimum walk-weight.
The problem can be redefined for unweighted graph as follows: For a given weighted directed graph D, find out the minimum peak power value, P 2 th , such that its corresponding unweighted graph has at least one walk.
The possible walk will revisit a few nodes; hence, it will increase the test time. The increase in test time is proportional to the number of revisited nodes.
Formulation of Problem-3
Problem-1 obtains Hamiltonian path having minimum peak power P 1 th and Problem-2 finds a walk having minimum peak power P 2 th (less than P 1 th ) at the cost of revisiting some nodes. If we further reduce P th (minimum achievable peak power), the corresponding unweighted graph, D u , will not have a walk to apply complete test set. Further reduction would result into disjoint paths. These paths can be joined to form a single walk by introduction of some extra low activity nodes (currently we consider only all 0's patterns and all 1's patterns whose corresponding nodes are N a0 and N a1 ) to D u . We refer, this walk with these additional nodes as extended-walk and the graph D u with these additional nodes as extended graph. Note that we only scan in these patterns and will not apply so that scan out would have same value. The above stated scenario is illustrated in Figure 3 .
In Figure 3 , the possible disjoint paths could be a
, and e. After interconnecting these paths the resultant will be as follows:
G G e , where x and y are new nodes. Therefore, the problem can be defined in following way.
Problem statement: For a given complete weighted directed graph D c , find the minimum peak power value, P 3 th such that its corresponding unweighted extended graph has at least one extended-walk.
Lower Bound on Minimum Peak Power
Problem-3 can achieve the minimum possible peak power by inserting additional nodes N a0 (all 0's) and N a1 (all 1's).
Theorem 1. The lower bound on minimum achievable peak power for a test set is
Proof: In order to achieve the minimum peak power the graph should be augmented by additional nodes N a0 and N a1 to construct an extended graph. In extended graph, EW ij ≥ max{min(EW ia0 , EW ia1 ),min(EW a0j , EW a1j )}. Therefore, it is guaranteed that visiting node j directly from node i would be expensive or equal to visiting through either node N a0 or N a1 . In worst case, we may always need to traverse through extended nodes while going from node i to node j. The minimum power to traverse node j from node i would be max{min(EW ia0 , EW ia1 ), min(EW a0j , EW a1j )}. Hence, the minimum achievable peak power for a given test set would be the maximum of minimum peak power computed for all nodes, that is
Lemma 1. Let there be a test set of n vectors and scan chain length be l. The worst case test time to achieve the lower bound is
Proof: According to Theorem 1, we can always achieve minimum power by traversing through N a0 or N a1 . Hence, it adds one extra node in the traversal from node i to node j. However, it can be observed that to achieve minimum power, node j can be reached from node N a1 or N a0 , and N a0 or N a1 can be reached from node i. Therefore, in the worst case we need to take the following path to reach node j from node i: N i to N a0 to N a1 to N j . We walk through additional (2n − 1) nodes in the worst case. Therefore, the worst case time would be: (3n − 1) × l + n − 1.
Corrollary 1. The minimum achievable peak power under maximum test time
Proof: A walk from node i to node j under power constraint max(EW a0i , EW a1i , EW ia0 , EW ia1 ) can be made by the following traversal: V i to V a0 to V j , or V i to V a1 to V j . Hence, the worst case test time under above stated power constraint would be (2n − 1) × l + n − 1.
Note that the costs of walks N a0 to N a1 to N j , and N i to N a0 to N a1 to N j differ by at the most one transition as max{min(EW a0i , EW a1i ), min(EW ia0 , EW ia1 } − max(EW a0i , EW a1i , EW ia0 , EW ia1 ) = 1. Therefore, we can infer from Corollary 1 that we can reduce the test time significantly at the cost of one additional transition in the worst case.
Algorithms

Algorithm-1 for Problem-1
The following algorithm computes the Hamiltonian path and minimum peak power value P 
and minimum peak power value P 1 th = 10.
Algorithm-2 for Problem-2
The following algorithm finds out a minimum-weight walk if exist which visits every nodes of given digraph at least once. The procedure AlgoConDag constructs a directed acyclic graph (DAG) from given digraph D u by forming each cycle into corresponding supernode [15] if it can be constructed. AlgoConIpath constructs an intermediate path Ipath from a given DAG by using the concept of acyclic ordering [1] . Finally, AlgoConWalk procedure constructs a walk from a given Ipath by unrolling supernodes into cycles and connecting the nodes. The complexity of the algorithm would be O(nodes 3 + edges 2 ), which is polynomial. Following example illustrates this. 
and P 2 th = 8 which is < P 1 th .
Algorithm-3 for Problem-3
This algorithm find a minimum-weight, P Procedure FindDisjointPath finds the directed path cover. Then procedure JoinPath introduces new nodes to interconnect paths. Here we are using all 0's N a0 or all 1's N a1 nodes to connect. The use node N a0 or N a1 depends upon the Figure 1 . The unweighted digraph D u after RemoveEdge() is shown in Figure 5 . Figure 5 . Unweighted digraph having edge weight ≤ 7
In this example the possible disjoint path would be
and P 3 th = 7 which is < P 2 th .
Implementation and Experimental Results
All the three Algorithms are implemented in C. For experimental evaluation we used ITC99 and ISCAS89 benchmark circuits. Scan insertion and synthesis are carried out using "DesignCompiler" and test patterns are generated using "TetraMAX". The results are shown in Tables I, II and III, respectively, for Algo-1, 2 and 3. For each benchmark circuit, the peak transition due to given order of test patterns (given by TetraMax, peak transition using proposed algorithms, and percentage gain achieved are shown in tables. In Table I , the average transition due to given order and due to Algo-1 are shown with percentage of improvement. For Algo-1 test time remains unchanged. For Algo-2 and Algo-3 test time is reported in Tables II and III in columns named "testtime overhead".
Analysis of Experimental Results
The experimental results shown in Table I indicates that Algo-1 can achieve up to 27% reduction in peak power and average reduction in peak power is about 16% in comparison to given order. It is important to note that it also reduces average power up to 4.45%. Also due to the NP-completeness, Algo-1 was aborted for s838, and b22, and Algo-2 is used for these as it is faster algorithm -with polynomial time complexity.
Algo-2 achieved about 8.33% improvement over Algo-1 while incurring test-time overhead of 1.33%. Algo-2 was not able to reduce the peak power of other benchmarks below the limit achieved by Algo-1 because either Algo-1 itself achieved the lower bound or the benchmark did not have any cycle that can make walk different than Hamiltonian path. However, for the benchmarks which achieved lower bound in Algo-1, Algo-2 was able to achieve the same result without increase in test time (without revisiting a node) quickly in comparison to Algo-1. For rest of the benchmarks (which are not mentioned in Table II) reported in Table I , Algo-2 also achieved the same results (in terms of peak power reduction and average power reduction without test time overhead) as obtained by Algo-1 and reported in Table I. For benchmark b19 and b22 Algo-3 has marginal improvement over Algo-1 and Algo-2. It could not further reduce the peak power for the other bench marks which are not reported in Table III , because they already achieved the lower bound by Algo-1 or Algo-2. It is important to note that Algo-2 and Algo-3 are polynomial time complexity algorithms. Therefore, these algorithms can be used for large industrial circuits.
Conclusion
We have discussed graph theoretic approaches to minimize peak power during the test, which is a concern for a complex scan based design. A presented approach can We also present two approaches that can further reduce the peak power at a cost of increase in test time. Finally, we have presented a lower bound on the minimum achievable peak power for a given test set. The results indicate that we can achieve up to 27% peak power reduction without increase in test time. We can also reduce average power by up to 4.96%. The proposed algorithms Algo2 and Algo-3 are polynomial complexity algorithms, hence the methodology is scalable. In the future, Algo-1 can be implemented as an approximation algorithm to reduce the time complexity. Note that the proposed method can be applied with the existing Xfill based approaches because it uses fully specified vectors. Hence, we can achieve more power saving in combination with the existing techniques. It could also be more effective if integrated with ATPG.
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